# GPU Computing with CUDA (and beyond) Part 1: a (gentle) introduction to CUDA

Johannes Langguth Simula Research Laboratory

## **GPUs for Scientific Computing**



### What, you want me to use a toy for scientific computing?

Galen Gisler, Geilo Winter School, 2008

## The Price of a Teraflop



### 1997 ASCI Red: US\$ 73M



### Simulates explosions

Johannes Langguth, Geilo Winter School 2020

### The Price of a Teraflop



### 1997 ASCI Red: US\$ 73M



### 2019 GTX 1650: US\$ 149



### Simulates explosions

Johannes Langguth, Geilo Winter School 2020

### The Price of a Teraflop



#### 1997 ASCI Red: US\$ 73M



### Simulates explosions

Johannes Langguth, Geilo Winter School 2020



### 2019 GTX 1650: US\$ 149



Simulates explosions 5

# A short history of **CUDA / GPGPU**

### B.C. (before CUDA)

- 1999 NVIDIA launches the first GeForce gaming cards
- 2001 GeForce 3 introduces programable shaders
- 2006 All GeForce 8 GPUs are CUDA compatible

### 2007 CUDA 1.0 launched

- 2007 First Tesla cards for scientific computing
- 2010 **Tianhe-1A** with Fermi GPU becomes fastest supercomputer
- 2012 Kepler introduces more cache, dynamic parallelism
- 2015 GPUs for deep learning become big business
- 2016 Pascal architecture more than 3x faster than Kepler
- 2018 **Summit** with Volta becomes the fastest supercomputer

# **CUDA:** Compute Unified Device Architecture

What is CUDA ?

- a) Parallel computing plattform for NVIDIA GPUs
- b) Language extension for C, C++, and Fortran
- c) Software ecosystem
- d) All of the above

### What does CUDA stand for ?

**CUDA** = Compute Unified Device Architecture (not commonly spelled out anymore)

# **CUDA:** Compute Unified Device Architecture

### Why bother with CUDA ?

- Highly mature software
- All NVIDIA GPUs support CUDA
- The majority of GPU applications is written in CUDA
- CUDA allows low-level performance programing with reasonable productivity
- Cheap teraflops

# **CUDA:** Programming Basics



#### **CUDA functions are called kernels**

# **CUDA:** Programming Basics



#### **GPU becomes active when called upon by the CPU**

```
Compiling CUDA Programs
__global__ void mykernel(void) {
int main(void) {
    mykernel<<<1,1>>>();
     return 0;
}
nvcc test.cu
```

#### **Cuda programs are compiled with nvcc**

### A more intresting CUDA Program

### 

We need to allocate space for a, b, and c on the GPU

### Moving data between Device and Host

cudaMemcpy(d\_a, &a, size, cudaMemcpyHostToDevice); cudaMemcpy(d\_b, &b, size, cudaMemcpyHostToDevice);

add<<<1,1>>>(d\_a, d\_b, d\_c);

cudaMemcpy(&c, d\_c, size, cudaMemcpyDeviceToHost);

#### Use cudaMemcpy() to move data

# Vector addition in CUDA

for(int i=0; i<n; i++)
 c[i]=a[i]+b[i];</pre>





#### Kernel is launched on blocks \* threads threads

### Parallel Vector addition in CUDA

Use blockIdx.x to index variables in different blocks

### Parallel Vector addition in CUDA

Blocks



Use threadIdx.x to index variables in different threads within a block

# Threads vs Blocks

### Why differentiate between threads and blocks ?



- Threads are located on a single multiprocessor
- Threads share fast memory
- Threads are executed together
- Threads per block are limited to 1024

Parallel Vector addition with Threads and Blocks

add<<<ceil(n/128),128>>>(d\_a, d\_b, d\_c);

\_\_global\_\_\_void add(int \*a, int \*b, int \*c) {
 int index = threadIdx.x + blockIdx.x \* blockDim.x;
 c[index] = a[index] + b[index];
}

2\*6+2

In a 1D grid blockDim.x is equal to threads per block

# V100 Volta Overview



# V100 Volta zoomed in



### 80 SMs per GPU

# Thread Execution Exampel in CUDA

add<<<10080,1024>>>(d\_a, d\_b, d\_c);

- 10000\*1024 = 10,321,920 threads in total
- 2 thread blocks per streaming multiprocessor (SM)
- 160 thread blocks / 81,920 threads run in parallel
- 63 consecutive thread block executions

# Thread Execution Exampe in CUDA

add<<<10080,1024>>>(d\_a, d\_b, d\_c);

- 10000\*1024 = 10,321,920 threads in total
- 2 thread blocks per streaming multiprocessor (SM)
- 160 thread blocks / 163,840 threads run in parallel
- 63 consecutive thread block executions
- <u>Advantage</u>: Programmer does not have to worry about consecutive/concurrent computation
- <u>Disadvantage</u>: Threads in different blocks do not "see" each other

# Thread execution on the SM

M																
L1 Instruction Cache																
				tion ()	e e h e							tion ()	o o b o			
LU Instruction Cache								L0 Instruction Cache								
Dispatch Unit (32 thread/clk)								Warp Scheduler (32 thread/clk)								
										Dispatch Unit (32 thread/cik)						
Register File (16,384 x 32-bit)								Register File (16,384 x 32-bit)								
FP64	INT	INT	FP32	FP32				FP64	INT	INT	FP32	FP32	$\vdash$			
FP64	INT	INT	FP32	FP32	$\vdash$			FP64	INT	INT	FP32	FP32	$\vdash$			
FP64	INT	INT	FP32	FP32	$\vdash$			FP64	INT	INT	FP32	FP32				
FP64	INT	INT	FP32	FP32	TEN	SOR	TENSOR	FP64	INT	INT	FP32	FP32	TENSOR	TENSOR		
FP64	INT	INT	FP32	FP32	cc	DRE	CORE	FP64	INT	INT	FP32	FP32	CC	DRE	CORE	
FP64	INT	INT	FP32	FP32	H			FP64	INT	INT	FP32	FP32	$\mathbb{H}$			
FP64	INT	INT	FP32	FP32	H			FP64	INT	INT	FP32	FP32	H			
FP64	INT	INT	FP32	FP32	$\vdash$			FP64	INT	INT	FP32	FP32	$\vdash$			
LD/ LD/ ST ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU	LD/ LD/ ST ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU	
		L0 li	nstruc	tion C	ache					L0 li	nstruc	tion C	ache			
	Wai	L0 lı rp Sch	nstruc nedule	tion C r (32 tl	ache hread	/clk)			War	L0 lı p Sch	nstruc Iedule	tion C r (32 tl	ache hread	/clk)		
	Wai Di	L0 II rp Sch spatcl	nstruc nedule h Unit	tion C r (32 tl (32 th	ache hread read/c	/clk) clk)			War Dis	L0 II p Sch spatcl	nstruc Iedule h Unit	tion C r (32 tl (32 th	ache hread read/e	/clk) clk)		
	War Di Reg	L0 II rp Sch spatcl jister	nstruc hedule h Unit File ('	tion C r (32 tl (32 th 16,384	ache hread read/d 4 x 32	/clk) clk) 2-bit)			War Dis Reg	L0 In p Sch spatcl ister	nstruc Iedule h Unit File ('	tion C r (32 tl (32 th 16,384	ache hread read/d 4 x 32	/clk) clk) 2-bit)		
FP64	Wai Di Reg	L0 II rp Sch spatcl jister	nstruc hedule h Unit File (' FP32	tion C r (32 tl (32 th 16,384 FP32	ache hread read/d 4 x 32	/clk) :lk) ?-bit)		FP64	War Dis Reg	L0 II p Sch spatcl ister INT	nstruc nedule h Unit File (* FP32	tion C r (32 tl (32 th 16,384 FP32	ache hread read/ 4 x 32	/clk) clk) 2-bit)		
FP64 FP64	Wai Di Reg INT	L0 II rp Sch spatcl jister INT INT	nstruc nedule h Unit File (' FP32 FP32	tion C r (32 tl (32 th 16,384 FP32 FP32	ache hread read/o 1 x 32	/clk) clk) 2-bit)		FP64 FP64	War Di: Reg INT	L0 In p Sch spatcl ister INT INT	nstruc nedule h Unit File (* FP32 FP32	tion C r (32 th (32 th 16,384 FP32 FP32	ache hread read/d 4 x 32	/clk) clk) 2-bit)		
FP64 FP64 FP64	Wai Di Reg INT INT	L0 II rp Sch spatcl jister INT INT	nstruc hedule h Unit File (' FP32 FP32 FP32	tion C r (32 th (32 th 16,384 FP32 FP32 FP32	ache hread read/o	/clk) slk) ?-bit)		FP64 FP64 FP64	War Di: Reg INT INT INT	L0 In rp Sch spatcl ister INT INT	nstruc hedule h Unit File (' FP32 FP32 FP32	tion C r (32 th (32 th 16,384 FP32 FP32 FP32	ache hread read/ 4 x 32	/clk) clk) 2-bit)		
FP64 FP64 FP64 FP64	Wai Di Reg INT INT INT	L0 In rp Sch spatcl jister INT INT INT	nstruc nedule h Unit File (' FP32 FP32 FP32 FP32	tion C r (32 th (32 th 16,384 FP32 FP32 FP32 FP32	ache hread read/o 4 x 32	/clk) :lk) ?-bit)	TENSOR	FP64 FP64 FP64 FP64	War Dis Reg INT INT INT	L0 In p Sch spatcl ister INT INT INT	nstruc nedule h Unit File (* FP32 FP32 FP32 FP32	tion C r (32 th (32 th 16,384 FP32 FP32 FP32 FP32	ache hread read/d 4 x 32	/clk) clk) 2-bit) ISOR	TENSOR	
FP64 FP64 FP64 FP64 FP64	Wai Di Reg INT INT INT INT	L0 In rp Sch spatcl ister INT INT INT INT	nstruc nedule h Unit File (* FP32 FP32 FP32 FP32 FP32	tion C r (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32	ache hread 4 x 32 TEN CC	/clk) :lk) ?-bit) SOR DRE	TENSOR	FP64 FP64 FP64 FP64 FP64 FP64	War Di: Reg INT INT INT INT	LO In rp Sch spatcl ister INT INT INT INT	nstruc nedule h Unit File (* FP32 FP32 FP32 FP32	tion C r (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32	ache hread// 4 x 32	/clk) clk) 2-bit) ISOR DRE	TENSOR	
FP64 FP64 FP64 FP64 FP64 FP64	War Di Reg INT INT INT INT	LO In p Sch spatcl ister INT INT INT INT INT INT	nstruc nedule h Unit File (' FP32 FP32 FP32 FP32 FP32	tion C r (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32	ache hread/c 1 x 32	/clk) clk) 2-bit) SSOR DRE	TENSOR	FP64 FP64 FP64 FP64 FP64 FP64	Wan Dia Reg INT INT INT INT INT	L0 in p Sch ister INT INT INT INT INT INT	nstruc nedule h Unit File (' FP32 FP32 FP32 FP32 FP32	tion C r (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32	ache hread/ 4 x 32	/clk) clk) 2-bit) ISOR DRE	TENSOR	
FP64 FP64 FP64 FP64 FP64 FP64 FP64	Wan Di Regg INT INT INT INT INT	LO III rp Sch spatcl ister INT INT INT INT INT INT	nstruc nedule h Unit File (' FP32 FP32 FP32 FP32 FP32 FP32	tion C (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32	ache hread read/c 4 x 32	/clk) .:lk) !-bit) SOR DRE	TENSOR	FP64 FP64 FP64 FP64 FP64 FP64 FP64	War Di: Reg INT INT INT INT INT INT	LO In p Sch spatcl ister INT INT INT INT INT INT	nstruc nedule h Unit File (7 FP32 FP32 FP32 FP32 FP32 FP32	tion C (32 tt (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32	ache hread/ 4 x 32	/clk) /clk) 2-bit) SSOR DRE	TENSOR	
FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	Waa Di Regg INT INT INT INT INT INT	LO II rp Sch spatcl ister INT INT INT INT INT INT INT	nstruc nedule h Unit File (' FP32 FP32 FP32 FP32 FP32 FP32 FP32	tion C (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32 FP32	ache hread fread/c 4 x 32	/clk) clk)	TENSOR	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	War Di: Reg INT INT INT INT INT INT	LO III P Sch spatcl ister INT INT INT INT INT INT INT	nstruc nedule h Unit File (* FP32 FP32 FP32 FP32 FP32 FP32 FP32	tion C (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32 FP32	ache hread// 4 x 32	/clk) clk) 2-bit) SSOR BRE	TENSOR	
FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	Wan Di Regg INT INT INT INT INT INT INT INT INT INT	LO II rp Sch spatcl ister INT INT INT INT INT INT INT INT INT	nstruc nedule h Unit File ( FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	tion C r (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32 FP32 LD/ ST	ache hread 4 x 32 TEN CC	/clk) clk)	TENSOR CORE	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	War Dis Reg INT INT INT INT INT INT INT INT	LO II p Sch spatcl ister INT INT INT INT INT INT INT INT INT	nstruc redule h Unit File (7 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	tion C r (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32 FP32 LD/ ST	ache hread// 4 x 32 TEN CC	/clk) clk) 2-bit) SSOR DRE LD/ ST	TENSOR CORE	
FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	Wan Di Regg INT INT INT INT INT INT INT INT INT	LO II P Sch ister INT INT INT INT INT INT INT INT INT INT	nstruc nedule h Unit File (° FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	tion C r (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	ache hread/ 4 x 32 TEN CC	/clk) llk) llk) SOR RE LD/ ST 128KI	TENSOR CORE SFU	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	Wan Dia Reg INT INT INT INT INT INT INT INT ED/ ST	LO III p Sch spatcl ister INT INT INT INT INT INT INT LD/	nstruc nedule h Unit File (* FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	tion C r (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	ache hread// 4 x 32 TEN CC	/clk) clk)	TENSOR CORE	

	L0 Instruction Cache										
	Warp Scheduler (32 thread/clk)										
	Dispatch Unit (32 thread/clk)										
Register File (16,384 x 32-bit)											
FP6	4	INT	INT	FP32	FP32	$\square$					
FP6	4	INT	INT	FP32	FP32						
FP6	4	INT	INT	FP32	FP32						
FP6	4	INT	INT	FP32	FP32	TEN	SOR	TENSOR			
FP6	4	INT	INT	FP32	FP32	cc	DRE	CORE			
FP6	4	INT	INT	FP32	FP32						
FP6	4	INT	INT	FP32	FP32						
FP6	4	INT	INT	FP32	FP32						
LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU			

# SIMT – GPU version of SIMD

Single Instruction Multiple Thread

- 32 threads execute the same instruction concurrently
- Best to use 64, 128, 256, 512, or 1024 threads per block
- 32 concurrently running threads are called a Warp
- Memory accesses are warp-sized
- **SIMT** is hidden from the programmer



### SIMT Problems: Warp Divergence

```
__global___void add(int *a, int *b, int *c) {
    int index = threadIdx.x + blockIdx.x * blockDim.x;
    if(index == 0)
        c[index] = a[index]*2;
    else
        c[index] = a[index] + b[index];
```

#### SIMT system cannot execute both paths at the same time.

}

# SIMT Problems: Warp Divergence



### Somewhat improved in Volta generation, but still SIMT (SIMD).

# SIMT Problems: Warp Divergence

Pre-Volta



Volta, Turing, future



# SIMT Problems: Coalescing

A warp of 32 threads must read 32 contiguous elements from an array to get the maximum memory bandwidth, although elements can be swapped between the threads.



Memory

# Thread execution on the GPU

GPU code is most efficient when...

- Threads perform the same computation (no else statements)
- Threads read from consecutive memory locations
- Memory accesses are regular
- Enough threads to saturate device

Enough threads to saturate device: Occupancy

80 SMs, 2048 threads each = 163,840 concurrent threads

### Do we need all of them ?

For FLOPS: perform up to 2 \* 32 DP flops per cycle per SM For memory: each SM needs to request about 6KB constantly



Enough threads to saturate device: Occupancy 80 SMs, 2048 threads each = 163,840 concurrent threads

### Do we need all of them ?

For FLOPS: perform up to 2 \* 32 DP flops per cycle per SM For memory: each SM needs to request about 6KB constantly

### What does **constantly** mean ?

Memory latency: ~1000 cycles @ 1.6 GHz = 625ns 800 GB/s = 10 GB/s per SM = 6250 KB Full occupancy = 2048 threads

### 6250/2048 ~ 3 Byte/thread

Enough threads to saturate device: Occupancy

High occupancy helps in hiding latency Low occupancy leads to stalls when threads wait for new data

#### **Reasons for low occupancy:**

- Block size smaller than 64 (maximum of 32 blocks per SM)
- Insufficient shared memory
- Insufficient registers

# How many Registers can a Kernel use?

High occupancy helps in hiding latency Low occupancy leads to stalls when threads wait for new data

Volta V100 (same for most GPUs)

- Maximum of 255 registers per thread
- 64k registers of 32 bit (64 bit values take 2 registers.)
- 64k/2048 = 32

# How many Registers can a Kernel use?

High occupancy helps in hiding latency Low occupancy leads to stalls when threads wait for new data

<u>Volta V100</u> (same for most GPUs)

- Maximum of 255 registers per thread
- 64k registers of 32 bit (64 bit values take 2 registers.)
- 64k/2048 = 32

### At 2048 threads, each thread can use 32 registers

- Thread blocks must fit entirely in registers.
- 33 register kernel: 1 block of 1024 vs 31 blocks of 64 threads

# L1 Cache and Shared Memory

- Each SM can use up to 96 KB L1 as shared memory
- Shared memory is user managed
- 20-40x lower latency than DRAM
- 15x higher bandwidth than DRAM
- No coalescing necessary



# L1 Cache and Shared Memory

- Each SM can use up to 96 KB L1 as shared memory
- Shared memory is user managed
- 20-40x lower latency than DRAM
- 15x higher bandwidth than DRAM
- No coalescing necessary

SM Load/Store Units L1\$ and Shared Memory 128 KB L2\$ 6 MB

2048 threads / 96KB shared memory

~ 21 Byte per thread at max. occupancy

# How to check Occupancy: Nvprof profiler

File View Run Help												
III. III. Q. Q. Q. I. F. K. III. II. III. III. III. III.												
C *output 20023 X												
	1.856 s	1.857 s	1.858 s	1.859 s	1.86 s	1.861 s	1.862 s	1.863 s	: 1.864 s	1.865 s	1.866 s	1.8
Process 20023		1	1			1	I		1	I		
Thread 80144192												
└── Runtime API	11							10.00			11	
L Driver API												
Profiling Overhead												
Process 20024												
<ul> <li>Thread 80144192</li> </ul>												
L Runtime API	cudaDevice.	Synch										
L Driver API									_			
Profiling Overhead												
Process 20025												
Thread 80144192												
Runtime API	cudaDe											
L Driver API												
Profiling Overhead												
📃 [0] Tesla K20c												
<ul> <li>Context MPS (CUDA)</li> </ul>												
🗆 🍸 MemCpy (HtoD)												
🗏 🍸 MemCpy (DtoH)												
Comute					kernel(	int volatile *, int, i	nt, int)	- 1	kernel(ir	nt volatile *, int, int, ir	nt)	
					kem	rnel(int volatile * i	int int int)		kernel	línt volatile * int, int,	t int)	
					kernel(	int volatile * int i	nt int)		kernel(ir	at volatile * int int in	at)	
└─ 🝸 100.0% kernel(int v					kern	el(int volatile *. int	t int int)		kernel	int volatile *. int. int.	int)	
					kei	rnel(int volatile *, i	int, int, int)		kerne	l(int volatile *, int, int	t, int)	
Streams								_				
└ Stream 6-20023					kernel(	int volatile *, int, i	nt, int)					
└ Stream 12-20023									kernel(ir	nt volatile *, int, int, ir	nt)	
└ Stream 6-20024					kern	el(int volatile *, ini	t, int, int)					
└ Stream 12-20024									kernel(	int volatile *, int, int,	int)	
└ Stream 6-20025					kei	rnel(int volatile *, i	int, int, int)					
└ Stream 12-20025									kerne	l(int volatile *, int, int	t, int)	
	•											•

# More on CUDA: nvcc compiler

Part of the CUDA toolkit Free to download, works with all NVIDIA GPUs Usage like normal C compiler nvcc test.cu

Select target GPU generation with:
 -gencode arch=compute\_xy, code=sm\_xy

Switch underlying compiler -ccbin



## More on CUDA: Samples

### langguth@lizhi:~\$ ls /usr/local/cuda-10.1/samples 0 Simple 1 Utilities 2 Graphics 3 Imaging 4 Finance 5 Simulations 6 Advanced 7 CUDALibraries

### langguth@lizhi:~\$ ls /usr/local/cuda

#### 10.1/samples/0 Simple/

asyncAPI cdpSimplePrint cdpSimpleQuicksort inlinePTX clock clock nvrtc cppIntegration cppOverload cudaOpenMP cudaTensorCoreGemm simpleAssert

fp16ScalarProduct simpleAssert nvrtc immaTensorCoreGemm inlinePTX nvrtc matrixMul matrixMulCUBLAS matrixMulDrv matrixMul nvrtc

simpleAtomicIntrinsics simpleAtomicIntrinsics nvrtc simpleMultiGPU simpleCallback simpleCooperativeGroups simpleCubemapTexture simpleCudaGraphs simpleIPC simpleLayeredTexture

#### simpleMPI

simpleMultiCopy simpleOccupancy simpleP2P simplePitchLinearTexture simplePrintf simpleSeparateCompilation simpleZeroCopy simpleStreams

simpleSurfaceWrite simpleTemplates simpleTemplates nvrtc simpleTexture simpleTextureDrv simpleVoteIntrinsics simpleVoteIntrinsics nvrtc systemWideAtomics

#### template UnifiedMemoryStreams vectorAdd vectorAddDrv vectorAdd nvrtc

#### vectorAdd

# Learning from CUDA Samples: vectorADD

```
__global___ void vectorAdd(const float *A,
const float *B, float *C, int numElements)
{
    int i = blockDim.x * blockIdx.x + threadIdx.x;
    if (i < numElements)
    {
        C[i] = A[i] + B[i];
    }
}
```

#### **GPU has dedicated cache for constants. Use it.**

# More on CUDA: Nsight editor

File Edit Source Refactor Na	wigate Search <u>R</u> un <u>Project</u> <u>W</u> indow	Help		
1 the B B B B . Se B	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	💁 🖉 🛷 📷 🖩 🕱 🗐 🕯 🖗	• · · · · ·	2 🕻 🌣 💽
Project Explore 14	E findmax.cu 8	4	- 0	B OU H @ Ma D Ca D
<ul> <li>Findmax</li> <li>Findmax - [x86_64, sm_10</li> <li>Findmax - [x86_64, sm_10</li> <li>Findmax - [x86_64, sm_10</li> <li>Findmax - [x86_64, sm_10</li> <li>Debug</li> </ul>	<pre>uint32_t max = array[first uint32_t maxIndex = firstE uint32_t nextElement; uint32_t 1 = firstElementI for (; i &lt; ARRAY_SIZE; i + nextElement = array[i] if (nextElement &gt; max] max = nextElement; maxIndex = 1; ) ) threadMax[threadIdx.x] = m threadMaxIdx[threadIdx.x] reduce(threadMax, threadMaxIdx[threadIdx.x] reduce(threadMax, threadMax if (ithreadIdx.x) { // Aft array[blockIdx.x] = th array[blockIdx.x] = th array[blockIdx.x] = th array[blockIdx.x + BL0 } } uint32_t hostFindMax(const uin uint32_t 1, max = 0; for (i = 0; i &lt; arrayLengt if (array[i] &gt; max) { "index = 1; max = array[i]; } } return max;</pre>	<pre>ElementIndex]; lementIndex; ndex * threadsCount; = threadsCount) { ; { ax; = maxIndex; axIdx); er reduce max will be in thread 0 readMax[0]; CKS] = threadMaxIdx[0]; at32_t array[], uint32_t *index, com h; i++) {</pre>	st uint32_t arrayLength) (	<pre></pre>
	} ⊖uint32 t deviceFindMax/const u	int32 t arrav[1, wint32 t *maxIndex	. const wint32 t length) f	
] 0*	Writable	Smart Insert 113:1		/ * 🗄 🛛 🗖 🖉

# More on CUDA: Libraries



Credit: Lecture contains NVIDIA material available at https://developer.nvidia.com/cuda-zone 42